Reconfigurable stateful nor gate for large-scale logic-array integrations

Sangho Shin, Kyosun Kim, Sung Mo Kang

Research output: Contribution to journalArticlepeer-review

75 Scopus citations


This brief presents a stateful logic gate based on memristive devices that functions as high-fan-in nor gates. The proposed logic structure executes multiple implications concurrently in a single step and thus enables fast logic operations reducing the number of pipeline steps. By mapping the logic units to the field-programmable nanowire interconnect fabric, a reconfigurable 2-D logic array for general-purpose functions can be implemented by configuring nanowire crossbar switches.

Original languageEnglish (US)
Article number5940215
Pages (from-to)442-446
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Issue number7
StatePublished - Jul 2011
Externally publishedYes

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering


Dive into the research topics of 'Reconfigurable stateful nor gate for large-scale logic-array integrations'. Together they form a unique fingerprint.

Cite this