A 4.9mW 270MHz CMOS frequency synthesizer/FSK modulator

Hyokjae Choi; Sangho Shin; Yeonwoo Ku; Mooil Jeong; Kwyro Lee

A 4.9mW 270MHz CMOS frequency synthesizer/FSK modulator

Hyokjae Choi, Sangho Shin, Yeonwoo Ku, Mooil Jeong, Kwyro Lee

Research output: Contribution to conference › Paper › peer-review

Abstract

A 270MHz frequency synthesizer/FSK modulator for low-rate WPAN is implemented. It consumes only 4.9mW adopting current re-using technique, self-DC biasing scheme, and appropriate divider architecture. The 3 ^rd-order feedback type DSM and the high performance charge pump are designed for wide loop bandwidth, which enables to design a low power and low noise frequency synthesizer. The implemented prototype offers 500kHz-loop bandwidth and -104dBc/Hz in-band noise. It also plays a role as a FSK modulator which shows only 1.1 dB degradation at 10^-3 symbol BER compared with the ideal FSK-modulator.

Original language	English (US)
Pages	443-446
Number of pages	4
State	Published - 2003
Externally published	Yes
Event	2003 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium - Philadelphia, PA, United States Duration: Jun 8 2003 → Jun 10 2003

Other

Other	2003 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium
Country/Territory	United States
City	Philadelphia, PA
Period	6/8/03 → 6/10/03

All Science Journal Classification (ASJC) codes

General Engineering

Cite this

@conference{24f1f287108a4145afb773bb72d88f1b,

title = "A 4.9mW 270MHz CMOS frequency synthesizer/FSK modulator",

abstract = "A 270MHz frequency synthesizer/FSK modulator for low-rate WPAN is implemented. It consumes only 4.9mW adopting current re-using technique, self-DC biasing scheme, and appropriate divider architecture. The 3 rd-order feedback type DSM and the high performance charge pump are designed for wide loop bandwidth, which enables to design a low power and low noise frequency synthesizer. The implemented prototype offers 500kHz-loop bandwidth and -104dBc/Hz in-band noise. It also plays a role as a FSK modulator which shows only 1.1 dB degradation at 10-3 symbol BER compared with the ideal FSK-modulator.",

author = "Hyokjae Choi and Sangho Shin and Yeonwoo Ku and Mooil Jeong and Kwyro Lee",

year = "2003",

language = "English (US)",

pages = "443--446",

note = "2003 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium ; Conference date: 08-06-2003 Through 10-06-2003",

}

TY - CONF

T1 - A 4.9mW 270MHz CMOS frequency synthesizer/FSK modulator

AU - Choi, Hyokjae

AU - Shin, Sangho

AU - Ku, Yeonwoo

AU - Jeong, Mooil

AU - Lee, Kwyro

PY - 2003

Y1 - 2003

N2 - A 270MHz frequency synthesizer/FSK modulator for low-rate WPAN is implemented. It consumes only 4.9mW adopting current re-using technique, self-DC biasing scheme, and appropriate divider architecture. The 3 rd-order feedback type DSM and the high performance charge pump are designed for wide loop bandwidth, which enables to design a low power and low noise frequency synthesizer. The implemented prototype offers 500kHz-loop bandwidth and -104dBc/Hz in-band noise. It also plays a role as a FSK modulator which shows only 1.1 dB degradation at 10-3 symbol BER compared with the ideal FSK-modulator.

AB - A 270MHz frequency synthesizer/FSK modulator for low-rate WPAN is implemented. It consumes only 4.9mW adopting current re-using technique, self-DC biasing scheme, and appropriate divider architecture. The 3 rd-order feedback type DSM and the high performance charge pump are designed for wide loop bandwidth, which enables to design a low power and low noise frequency synthesizer. The implemented prototype offers 500kHz-loop bandwidth and -104dBc/Hz in-band noise. It also plays a role as a FSK modulator which shows only 1.1 dB degradation at 10-3 symbol BER compared with the ideal FSK-modulator.

UR - http://www.scopus.com/inward/record.url?scp=0042090071&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0042090071&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0042090071

SP - 443

EP - 446

T2 - 2003 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium

Y2 - 8 June 2003 through 10 June 2003

ER -

A 4.9mW 270MHz CMOS frequency synthesizer/FSK modulator

Abstract

Other

All Science Journal Classification (ASJC) codes

Other files and links

Fingerprint

Cite this