4.2mW CMOS frequency synthesizer for 2.4GHz ZigBee application with fast settling time performance

Sangho Shin; Kwyro Lee; Sung Mo Kang

doi:10.1109/MWSYM.2006.249558

4.2mW CMOS frequency synthesizer for 2.4GHz ZigBee application with fast settling time performance

Sangho Shin, Kwyro Lee, Sung Mo Kang

Research output: Contribution to journal › Conference article › peer-review

27 Scopus citations

Abstract

A new frequency synthesizer with low-power and short settling time is introduced. With two-point channel controls for an integer-N PLL, we have achieved a near zero settling time for any frequency change in 2.4GHz ZigBee band. By utilizing a vertical-NPN parasitic transistor for the VCO biasing, the closein phase noise has been improved by 5dB from the case of MOS biasing. A modifled-TSPC topology is proposed for low-voltage frequency divider circuits. Using the 1.2V supply voltage for 0.18μm CMOS, the power consumption is only 4.2mW and the phase noise is -116.5dBc/Hz at 1MHz offset.

Original language	English (US)
Article number	4014918
Pages (from-to)	411-414
Number of pages	4
Journal	IEEE MTT-S International Microwave Symposium Digest
DOIs	https://doi.org/10.1109/MWSYM.2006.249558
State	Published - 2006
Externally published	Yes
Event	2006 IEEE MTT-S International Microwave Symposium Digest - San Francisco, CA, United States Duration: Jun 11 2006 → Jun 16 2006

All Science Journal Classification (ASJC) codes

Radiation
Condensed Matter Physics
Electrical and Electronic Engineering

Access to Document

10.1109/MWSYM.2006.249558

Cite this

@article{b3c2f8263b1449a2a5781be0772c59ce,

title = "4.2mW CMOS frequency synthesizer for 2.4GHz ZigBee application with fast settling time performance",

abstract = "A new frequency synthesizer with low-power and short settling time is introduced. With two-point channel controls for an integer-N PLL, we have achieved a near zero settling time for any frequency change in 2.4GHz ZigBee band. By utilizing a vertical-NPN parasitic transistor for the VCO biasing, the closein phase noise has been improved by 5dB from the case of MOS biasing. A modifled-TSPC topology is proposed for low-voltage frequency divider circuits. Using the 1.2V supply voltage for 0.18μm CMOS, the power consumption is only 4.2mW and the phase noise is -116.5dBc/Hz at 1MHz offset.",

author = "Sangho Shin and Kwyro Lee and Kang, {Sung Mo}",

year = "2006",

doi = "10.1109/MWSYM.2006.249558",

language = "English (US)",

pages = "411--414",

journal = "IEEE MTT-S International Microwave Symposium Digest",

issn = "0149-645X",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "2006 IEEE MTT-S International Microwave Symposium Digest ; Conference date: 11-06-2006 Through 16-06-2006",

}

TY - JOUR

T1 - 4.2mW CMOS frequency synthesizer for 2.4GHz ZigBee application with fast settling time performance

AU - Shin, Sangho

AU - Lee, Kwyro

AU - Kang, Sung Mo

PY - 2006

Y1 - 2006

N2 - A new frequency synthesizer with low-power and short settling time is introduced. With two-point channel controls for an integer-N PLL, we have achieved a near zero settling time for any frequency change in 2.4GHz ZigBee band. By utilizing a vertical-NPN parasitic transistor for the VCO biasing, the closein phase noise has been improved by 5dB from the case of MOS biasing. A modifled-TSPC topology is proposed for low-voltage frequency divider circuits. Using the 1.2V supply voltage for 0.18μm CMOS, the power consumption is only 4.2mW and the phase noise is -116.5dBc/Hz at 1MHz offset.

AB - A new frequency synthesizer with low-power and short settling time is introduced. With two-point channel controls for an integer-N PLL, we have achieved a near zero settling time for any frequency change in 2.4GHz ZigBee band. By utilizing a vertical-NPN parasitic transistor for the VCO biasing, the closein phase noise has been improved by 5dB from the case of MOS biasing. A modifled-TSPC topology is proposed for low-voltage frequency divider circuits. Using the 1.2V supply voltage for 0.18μm CMOS, the power consumption is only 4.2mW and the phase noise is -116.5dBc/Hz at 1MHz offset.

UR - http://www.scopus.com/inward/record.url?scp=34250346916&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34250346916&partnerID=8YFLogxK

U2 - 10.1109/MWSYM.2006.249558

DO - 10.1109/MWSYM.2006.249558

M3 - Conference article

AN - SCOPUS:34250346916

SN - 0149-645X

SP - 411

EP - 414

JO - IEEE MTT-S International Microwave Symposium Digest

JF - IEEE MTT-S International Microwave Symposium Digest

M1 - 4014918

T2 - 2006 IEEE MTT-S International Microwave Symposium Digest

Y2 - 11 June 2006 through 16 June 2006

ER -

4.2mW CMOS frequency synthesizer for 2.4GHz ZigBee application with fast settling time performance

Abstract

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this