0.18um CMOS integrated chipset for 5.8GHz DSRC systems with +10dBm output power

Sangho Shin, Seokoh Yun, Sanghyun Cho, Jongmoon Kim, Minseok Kang, Wonkap Oh, Sung Mo Kang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

15 Scopus citations

Abstract

This paper describes a radio architecture and circuit implementation results for Korea/Japan standards of 5.8GHz DSRC systems. By characterizing specific system features concerning practical environments such as communication cell area and in-vehicle temperature, we extract detailed design specifications and show a practical system implementation. Also, we introduce a new receiver sensitivity control method which has superior signal quality over the conventional ones by gating the detected RX data with respect to the received RSSI, without degradation of receiver SNR. When the complete transceiver circuit is integrated on a chip using 0.18um CMOS technology, the transmitter carries up to +10.5dBm of output power and the receiver has less than 17dB of system noise figure. The active current consumptions are 102mA and 52mA during TX- and RX-modes, respectively, for 1.8V supply voltage.

Original languageEnglish (US)
Title of host publication2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008
Pages1958-1961
Number of pages4
DOIs
StatePublished - 2008
Event2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008 - Seattle, WA, United States
Duration: May 18 2008May 21 2008

Publication series

NameProceedings - IEEE International Symposium on Circuits and Systems
ISSN (Print)0271-4310

Other

Other2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008
CountryUnited States
CitySeattle, WA
Period5/18/085/21/08

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of '0.18um CMOS integrated chipset for 5.8GHz DSRC systems with +10dBm output power'. Together they form a unique fingerprint.

  • Cite this

    Shin, S., Yun, S., Cho, S., Kim, J., Kang, M., Oh, W., & Kang, S. M. (2008). 0.18um CMOS integrated chipset for 5.8GHz DSRC systems with +10dBm output power. In 2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008 (pp. 1958-1961). [4541828] (Proceedings - IEEE International Symposium on Circuits and Systems). https://doi.org/10.1109/ISCAS.2008.4541828